The Planar Magneto-Transistor: Topology & Offset
نویسندگان
چکیده
منابع مشابه
Planar Transistor Network Visualization Algorithm
The visualization of switch networks is a very interesting tool for analysis and verification of logic cells generated automatically. In this context, the use of graph theory is very useful to attain this objective. The proposed algorithm satisfies this necessity to represent complementary series/parallel and partially “bridge” network logic styles, avoiding any wire crossing. A tool prototype ...
متن کاملPlanar curve offset based on circle approximation
An algorithm is presented to approximate planar offset curves within an arbitrary tolerance > 0. Given a planar parametric curve C(t) and an offset radius r, the circle of radius r is first approximated by piecewise quadratic Bézier curve segments within the tolerance . The exact offset curve Cr(t) is then approximated by the convolution of C(t) with the quadratic Bézier curve segments. For a p...
متن کاملPlanar field-induced quantum dot transistor
We propose and demonstrate a new field-induced quantum dot transistor that has a nanoscale dot-gate inside the gap of a split gate. Because of the novel structure and small dot size, strong oscillations in the drain current as a function of the gate bias were observed at a temperature up to 4.2 K or with a drain bias up to 5 mV. Temperature dependent study showed that the energy gaps in the dot...
متن کاملPlanar double gate quantum wire transistor
A planar double gate quantum wire transistor (QWT) is proposed and demonstrated. The transistor uses a narrow wire gate placed inside the gap of a split gate to create a single one-dimensional ( 1D) quantum wire (QW) . We demonstrate theoretically and experimentally that the wire gate can create a QW potential with a better confinement and therefore larger subband separations than that in other...
متن کاملThe planar topology of functional programs
The use of the applicative language (FP) in VLSI design has been advocated, because it provides not only the structure of a circuit, but the planar organization of its components and their interconnections. In this paper, the leveI of geometric detail implied by the functional programming style is formalized. The notion of 'planar topology' of an integrated circuit layout is defined and shown t...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Modern Applied Science
سال: 2014
ISSN: 1913-1852,1913-1844
DOI: 10.5539/mas.v8n2p56